A frequency-synthesis technique which extracts the Ph harmonic from an N-stage oscillator is presented. The maximum achievable voltage swing from such an oscillator is estimated. To study this technique, a multiply-by-3 circuit with two 180"-coupled, single-ended three-stage ring oscillators has been fabricated in 0.24 Fm CMOS, designed to work in the 902-928 MHz ISM band (US and Canada). It provides two outputs: one at the normal operating frequency of the oscillator, and another at three times that frequency. The circuit can work at voltages as low as 1.3 V, while consuming 210 PA of current.
Introduction
Currently there is great interest in designing fully-integrated, low-power transceivers for wireless local area networks (WLANs) and personal area networks (WPANs). One of the circuit building blocks which consumes a significant amount of power is the prescaler in the frequency synthesizer. The prescaler takes the high frequency output of the synthesizer, and divides it down to the frequency of the reference crystal oscillator. Since most synthesizers use flip-flop based digital prescalers, their power consumption scales with the output frequency of the synthesizer.
The entire prescaler is usually a cascade of smaller ones, rather than just one lumped block. The greatest power consumption takes place at the input of the prescaler, which operates at the highest frequency. Efforts have been made to use current-mode digital gates [I] and analog injection-locked oscillators to reduce the power consumption at the input of the prescaler [21-[4] . This paper presents a technique which aims to circumvent this entire problem. Using this technique, an N-stage ring oscillator running at the frequency WO can provide two outputs-one at w, and another at a multiplied frequency, Nw,.
The burden of frequency division on the prescaler in phaselocked loops (PLLs) can now be reduced, since the output at o, can drive the prescaler to close the loop, while the output at No,, can be used as the final output of the phase-locked loop.
This can result in significant power savings in the prescaler. This technique is similar to the one presented in [51, hut extracts the multiplied frequency signal directly from a convenient node within the oscillator. No external edge combiners are required.
Principle of Operation
Consider an ordinary LC VCO shown in Fig. 1 oscillator itself operates at 00, the common source node of both devices moves at ZQ,, thanks to nonlinearities. This oscillator can also be viewed as a single-ended two-stage oscillator with LC tank loads. Extending this idea, we can build a multiply-by-N oscillator if we use N identical stages and connect the sources of all the devices together (Fig. 2) .
In our design shown in Fig. 3 , we construct a multiply-by-3 circuit using two 180°-coupled, single-ended 3-stage ring oscillators to generate differential outputs at and 3%.
Instead of using a c m n t source, we used an LC tank to filter out additional harmonics, and provide a DC ground. Due to the phase relationship between the voltages and currents of the different stages of the ring oscillator, only the odd harmonics of Nw, may appear at the differential high frequency output.
As the ring oscillates, current pulses are generated by all pulse train is TIN. These means that the differential voltage generated in the resonator due to the incidence of this pulse train also has the period TIN and contains only odd harmonics of Nq, due to its differential symmetry. These harmonics may be far enough away to be significantly filtered by an integrated LC tank. If the AC voltage generated due to this current injection into the LC tank is small compared to the voltage swing within the ring itself, the operation of the ring is not greatly affected by using this technique. This condition is readily satisfied in practice, due to the relatively small (-1kQ) maximum achievable integrated LC tank impedance around 900 MHz.
Output Amplitude Vs. Current Consumption
This technique can save significant power in the prescaler since the PLL loop is closed around the lower frequency output of the oscillator. However, the voltage swing at the high frequency output may be significantly smaller than the swing at the low frequency output. It is useful to estimate how much voltage swing is available at the multiplier node of the oscillator for a given current consumption. In this section, we compare the output signal amplitude for a given current consumption at the high frequency output of the oscillator versus that in an ordinary LC oscillator (Fig. 1) . Consider Fig.  5 , which shows the current pulses injected into the resonator -Q Fig. 5 Triangle approximation of current pulse with period TIN, where 2rdT = q,. Assume that each current pulse has a total charge Q and can be approximated with a triangular pulse of base 26 and height QIS. In steady-state operation, all the charge that is injected into the LC tank is drawn directly from the power supply. Therefore, the DC current consumption for the entire oscillator IDc is 2NQlT For the periodic triangular waveform shown in Fig. 5 , the magnitude of the Fourier coefficient at the fundamental frequency of N w 2 N n I T is Using lDc = 2NQIT and assuming that the tank impedance is Re the voltage amplitude at Nw, due to this current is For an LC oscillator operating at N q and biased with current lDc, the current injected into the resonators is nearly a square wave. For such a waveform, the maximum differential voltage generated at the terminals of the LC tank is (4/x)I,,R,.
Comparing with (2). we see that the voltage swing achieved at the multiplier node is quite comparable to the swing in an LC oscillator. For 6 --3 0, we get sharp current impulses injected into the LC tank and the voltage generated at the high frequency output of the oscillator approaches 2ZDcRp , For S = T/4N, the current pulses due to both rings are just at the edge of overlap, and the voltage produced is (4/x)*IDCR,, still larger than the LC oscillator. Beyond this value of 6, the current pulses injected from the two sources tend to cancel each other from overlap, further degrading the voltage gain. Fig. 6 show some HSPICE simulated plots for a 900-MHz multiply-by-3 coupled ring oscillator. The top plot shows the differential voltage that is generated across the two LC tanks.
As expected, it is reasonably sinusoidal. The bottom plot shows the currents injected into the two tanks and the current drawn from the power supply. The mean current drawn from the power supply is roughly 150 PA, while the supply voltage is 1.3 V, Looking at currents injected into the tank, they seem to overlap and cancel near the edges. In this case we can expect 6 = Tl4N in (2) to he an upper hound for the differential T/4N in (Z), we find that the maximum expected voltage swing is roughly 145 mV. As seen from Fig. 6 , we observe a swing of nearly 100 ,mV. By comparison, the maximum possible theoretical swing an LC oscillator could achieve for the same tank impedance and current consumption is 114 mV. Clearly, the voltage swings are comparable. Therefore, not only can we save power in the prescaler of PLL, but we also can get signal swings comparable to that of an ordinary LC oscillator for the same current consumption.
Implementation Details
A multiply-by-3 circuit with two single-ended 180' -coupled ring oscillators was designed and fabricated in 0.24-pm CMOS. The multiplier output nodes are shorted together and connected via an LC tank to ground. The differential output from the high frequency nodes connects to the gate of buffers to drive an off-chip 50 A2 load. The normal output of each stage of the ring oscillator is loaded with an identical cell, which is then also buffered to drive an off-chip 50 A2 load.
The inductors in the LC tank are designed to maximize the tank impedance at 900 MHz. They consist of 3 strapped upper metal layers (in a 5-metal CMOS process) and have an outer diameter of 320 ptn. They also have a patterned ground shield to minimize capacitive current loss and to present a welldefined parasitic capacitance. A photograph of the circuit is shown in Fig. 8 . The area occupied by the circuit is roughly 0.2 mm2, of which about 98% was occupied by the inductors.
Measurement Results
The measured output spectrum at the multiplier node of the oscillator is shown in Fig. 9 . The main peak of the spectrum is roughly 40 dB greater than the spurs created at the 
